

## ABSTRACT OF THE DISCLOSURE

A bus hold circuit of CMOS components that draws no DC current and is over voltage tolerant is described. No leakage current is drawn from the input when the input voltage is greater than the bus hold circuit supply voltage. A feedback inverter is used to latch the  $V_{in}$  logic in the bus hold circuit. When  $V_{in}$  is low, it turns on a first switch that drives the gate of a PMOS switch low turning it on. The PMOS switch connects the power connection of the feedback inverter to  $V_{cc}$ . The gate remains low, keeping the PMOS switch turned on as  $V_{in}$  increases. The first switch is turned off, but the gate of the PMOS switch remains low, until  $V_{in}$  exceeds  $V_{cc}$ . At that point, a comparator drives the gate of the PMOS to  $V_{in}$  shutting the PMOS switch off. An arbiter circuit selects the higher of  $V_{cc}$  and  $V_{in}$  to bias the N-well of the PMOS switch and other PMOS components in the comparator and arbiter circuit. This biasing ensures that the N-wells are never forward biased, thereby preventing leakage from the  $V_{in}$ .